Abstract-In satellite systems, large amount of high speed data is required to be transmitted from one system to another. Conventional parallel data transmission requires a large number of cables/interface-packages and results in large weight and volume. Parallel interface in a typical future camera system requires >8000 cables between camera electronics and data handling system. In addition, with increase in transmission rate, problems associated with crosstalk become more critical. One possible solution identified is serial interface, also termed as SERDES (SERializer/DESerializer) interface. A typical SERDES interface comprises of encoder/decoder, PLL, timingcontrol and multiplexer/de-multiplexer. Encoding of serial data solves high speed serial data transmission problems by incorporating clock embedding, DC balancing, sync info insertion and error detection. DC balancing also solves the issue of Inter-Symbol Interference (ISI). Available SERDES interface devices have limitations like poor reduction factor, no clock embedding or non-availability of space qualified part. Hence, an attempt is made to understand and implement SERDES encoder/decoder with a goal of indigenous SERDES ASIC development. Due to 12-bit input interface, a novel 12B/14B encoding technique is designed and developed. The developed technique preserves many good properties widely used 8B/10B encoding technique. FPGA simulation results achieved >50MSPS parallel rate which will lead to >700 Mpbs serial rate. Developed technique is very efficient and suitable for onboard implementation.
I. INTRODUCTION
Today, a typical remote sensing camera requires processing of multiple video ports. Each port is being processed to yield typically ≥7-bit digitized video data, which needs to be transmitted to other subsystems for further processing/transmission. This is conventionally done using multiple cables (parallel data transmission). Increase in number of video ports increases weight, volume and power requirements. Table-1 shows comparison of detector data parallel interface (digitized CCD video data between camera electronics and data handling system) requirement of a typical previous and future missions.
With increase in transmission rates, problems associated with crosstalk start to become more critical. One possible solution to this problem is serial transmission i.e. to perform parallel-to-serial conversion at the transmitter end, transmit the serial stream preferably over a differential medium and convert the serial data back to parallel form at the receiver end. This interface is also termed as SERDES (SERializer at transmitter end / DESerializer at receiver end). It considerably reduces the number of interconnecting signals and overcomes the issues of crosstalk. So, for high resolution electro-optical cameras, SERDES interface is a suitable candidate for communication between two sub-systems. Off the shelf SERDES devices [1] are available from few vendors. They have limitations like poor reduction factor, no clock embedding or non-availability in required operating frequency range. Most of these available devices operate in excess of >1Gbps with their patented design. Information of internal functional blocks is not available, which is required from reliability point of view. In addition, costs are on higher side and non-availability as space qualified part may hamper project schedule.
Hence, indigenous ASIC development is planned for SERDES interface. SERDES is a very complex device, which has encoder/decoder, PLL, timing-logic, clock and data recovery, LVDS block etc [2] . Encoder/decoder is one of the most critical design blocks as it provides preemphasis to media losses. Hence, as an initial step towards ASIC development, an attempt is made to understand and implement encoder/decoder blocks. Various SERDES encoding techniques are surveyed first. 8B/10B [3] [4] [5] [6] 
II. ENCODING TECHNIQUE'S PROPERTIES AND THEIR SURVEY
Basic functional block diagram of SERDES architecture is shown in Fig. 1 . Main components of Serializer are encoder, PLL, control logic and multiplexer. Main components for deserializer are clock-data recovery (CDR), word synchronizer, and decoder and control logic. The main requirements to be fulfilled by encoder are minimum Inter Symbol Interference (ISI) in the serial stream; suitability for AC coupled application, embedded clock information. These goals can be achieved with the following properties in the encoded data:
A. DC Balancing
A DC balanced serial data means that it has zero disparity, where disparity means difference in number of ones and zeros in a block of code (e.g. for code 11010101, disparity = +2). Hence, DC balancing requires sufficient data transitions which are incorporated intentionally through encoding. This property ensures that charge build-up is avoided in the transmission medium; making it suitable for AC coupled applications. DC balancing also reduces ISI. Effect of DC balancing is shown in Fig.  2 , where many consecutive ones forces bit loss at transition. 
B. Small run-length
It is defined as the maximum number of contiguous zeros or ones possible in the serial data stream. It is also related with DC balancing. A small run-length data stream provides data transitions within a small length of data, which are mandate requirement for serial clock recovery from data stream. This also limits the spectral content of the serial stream that can ease the task of suppressing electromagnetic radiation. For example, given a 1 Gbps line rate after 8B/10B coding, the maximum and minimum 1st harmonic frequencies are 500 MHz and (500 MHz)/5 = 100 MHz. Hence, frequency spectra below 100 MHz could be suppressed.
C. Predefined control characters for synchronization
Such characters must be singular i.e. they must not appear in any sequence of valid data bits including overlapped data characters. These control characters are required to define word boundaries (i.e. locating LSB and MSB position of a word in serial data stream).
D. Error detection
Error detection combats the data loss in transmission. Encoding technique should detect single/multiple bit errors, if possible.
E. Minimum overhead bits
Encoding technique should incorporate minimum overhead bits to ensure maximum usage cable bandwidth.
Comparison of various standard encoding techniques [7] w.r.t. above mentioned parameters is given in Table- As can be seen from the Table-2 , NRZ, RZ and AMI schemes do not provide DC balancing. Multi-level schemes like 8B/6T are complex to design and susceptible to noise. The Manchester phase encoding has implication of 100 % overhead bits, however it provide very good transition density and DC balancing.
Based on the above comparison, it is seen that 8B/10B [3] [4] [5] [6] encoding is the most suitable technique for high speed serial transmission. Some of the properties of 8B/10B are summarized below:
 It guarantees transition density of at least 30 transitions per 100 bits.  It provides DC balance property, with disparity (difference between total number of ones and zeros for a given length) staying within +/-2. It guarantees a maximum run-length of 5 for encoded data.  It contains singular control characters.  It can detect all single-bit and some multiple-bit errors because many of the 10-bit code permutations are not valid. Due to these reasons, many standards such as PCI Express, IEEE1394b, Serial ATA, Fiber Channel, Gigabit Ethernet, InfiniBand, XAUI, Serial RapidIO, DVB, HDMI and USB 3.0 etc use this popular 8B/10B coding. This technique is used at rates like 1.0625, 3.125 Gbps or even higher.
For 12-bit satellite systems, 8B/10B requires implementation of two separate 8B/10B SERDES, which produce 8 overhead bits. Hence, for optimum use of channel bandwidth, new coding technique 12B/14B needs to be developed and proposed. 12B/14B should preserve all good properties of 8B/10B. Details of development are given in next section.
III. DESIGN OF 12B/14B ENCODING TECHNIQUE
Similar to 8B/10B, 12B/14Bencoding is divided into two encoding 7B/8B and 5B/6B to reduce complexity.
The input 12-bit data is denoted by ABCDEFGHIJLK. The control character is denoted by K. The 7B sub-block (ABCDEFG) is written as 'x' and 5B sub-block (HIJKL) as 'y'. Thus the data/control word is denoted by D.x.y/K.x.y. The output 14-bit data is denoted by 'abcdefgmhjkln'. There are 2 12 = 4096 data characters and 22 control characters. The 12B/14B notation is shown in Fig. 4 . While encoding, first of all DC balanced and run length limited codes are considered. For simplicity, minimum number of bit modification is considered. Nonzero disparity code points are assigned in complementary pairs to a single source data points. 
A. Disparity Control
Disparity is bounded between ±4, at sub-block level, block level, packet level, and even in whole stream. So, 8B block can have maximum 6 ones and minimum 2 ones. Disparity is higher for 7B/8B because 2 7 = 128 encoded data are required. For 8B codes, 70 ( 8 C4) DC balanced codes and 56 ( 8 C5) code of disparity ±2. For remaining 2 codes, ±4 disparity codes 56 ( 8 C6 = 28) need to be considered. While, in 8B/10B encoding, disparity is bounded between ±2.
For controlling the disparity, disparity of current block and previous running disparity is checked. If combination of these two goes beyond limit, then current encoded block (8B or 6B) is complemented, this inverts current block disparity. This is shown in following 
B. Maximum Run Length control
Encoding technique is designed such that, maximum run length is limited to 7 only, at sub-block level, block level, packet level, and even in whole stream.
So if previous 6B is 000111, then next 8B can't be 11111000, even when disparity allows this situation. These special cases are considered separately. To achieve this, at trailing and starting maximum 4 contiguous identical symbols are allowed in 7B/8B encoding and maximum 3 contiguous identical symbols are allowed in 5B/6B. If such codes come, then complementation is done to limit run length.
C. Encoding Map
Block diagram of encoder is shown in Fig. 5 . Invalid control characters were also detected. Running disparity is kept within +4, ±2, 0. Disparity '-4' is not used as it is not required. Disparity control block decides whether output code will be complemented or not. Based on previous disparity and current encoded output, an output disparity (i.e. running disparity) is generated, which will be used while encoding for next block. Table 4 shows 7B/8B encoding map for few 7B codes.
 For DC balance cases, output disparity is same as input disparity.  For cases of disparity +2/+4, input disparity should be negative, otherwise complemented 8B (alternate) is transmitted.  Encoding for control characters is different.  Encoding for special cases (which can violate maximum run length rule) is also different (case D.15). Disparity '++' means +4, '+' means +2 and '-' means -2. Table-5 shows 5B/6B encoding map. D.x.15 is coded differently, as it may violate maximum run length rule. Table 6 shows encoding table for control characters. 12B/14B provides 4 COMMA characters (K.120.3, K.120.11, K.120.15 and K.120.19) and 18 other control characters too. These control characters can be assigned to IDLE, start of packet, end of packet, word alignment, abort and idle.
COMMA characters are singular in nature i.e. they must not appear in other sequence of valid bits including overlapped data characters. Also, they must occur with a uniform alignment relative to byte boundaries. To insert these properties in codes, Run length of 7 is kept only for COMMA characters. Encoding is done such that even a single bit error cannot change a valid code to COMMA character. For all control characters, complement form is required. Control characters are encoded differently. Table 4 . 7B/8B Encoding Map Table 5 . 5B/6B Encoding Map 
D. Decoding Map
Block diagram of implemented decoder is shown in Fig 6. Invalid codes are detected first. Disparity check is also performed to detect any error. These are explained in next section.
Decoding map for 8B/7B and 6B/5B is shown in Table  7 and 8 respectively. For any code, decoded code is unique, it doesn't depend on disparity. So, even if some code shows disparity violation, remaining code will be decoded without any error. 
E. Error Detection Capability
Error detection can be carried out by checking current decoded block disparity and previous block disparity (overall disparity should be within ±4).
Single and multiple bit error can be checked by detecting invalid combinations. Out of 16384 codes, only 7012 codes (57%) are valid codes. This can be explained as follows.
 Codes that doesn't require complementation (like 01011010 i.e. both DC balanced and no maximum run length violation) for 8B =68 codes, for 6B = 18 codes, overall 68 * 18 = 1224 codes.  Remaining 4096-1224 = 2872 codes requires two output forms.  Control characters = 22 (all control char have alternate form). So, overall valid decoded data = (2872 * 2) + 1224 + (22*2) = 7012.
IV. IMPLEMENTATION RESULTS
Data flow can be summarized as follows. After every power-on sequence, this sequence should be followed. Implementation (Encoder-Decoder): However LUT based implementation was possible, combinational logic based design was carried out to save logic area for other functional blocks.
The encoder and decoder designs are simulated for space grade FPGA. The simulated report summary is given in Table 8 . The implemented SERDES Encoder/Decoder meets all specifications. It meets the sampling rate requirement of future mission (>40MSPS). As a next step, design of other functional blocks like timing-logic, PLL, LVDS drivers and CDR has been initiated.
V. CONCLUSION
A technology-independent design is carried out in FPGA. Planned interface will reduce interfaces by a factor of 12. Differential serial transmission will result in 
